

B: Amendments to The Claims:

Amend the claims to read as follows:

1 Claim 1. (Currently Amended) A multiprocessor computer  
2 system comprising,  
3 a cache coherent symmetric (SMP) computer system of  
4 symmetric multiple processors having a plurality of  
5 processing nodes and caches and a node controller which use  
6 processor state information according to mappings provided  
7 by supervisor software or firmware of allowable physical  
8 processors to an application workload to determine which  
9 coherent cache regions in the system are required to examine  
10 a coherency transaction produced by a storage request of a  
11 single originating processor of said computer system and to  
12 change coherency boundaries of one or more of said coherent  
13 cache regions directly with coherency mode bits for said  
14 coherent cache regions, and wherein a control program for  
15 the dispatch of virtual processors for controlling the size  
16 and extent of a required coherency domain changes said  
17 coherency boundaries directly with said coherency mode bits.

1 Claim 2. (Previously Amended) The multiprocessor computer  
2 system according to claim 1 wherein a node of said plurality  
3 of processing nodes of the computer has dynamic coherency  
4 boundaries such that hardware of said computer system uses  
5 only a subset of the processors in said computer system for  
6 a single workload at any specific point in time and  
7 optimizes the cache coherency as the supervisor software or  
8 firmware expands and contracts the number of processors  
9 which are being used to run any single workload.

1 Claim 3. (Previously Amended) The multiprocessor computer  
2 system according to claim 1 wherein multiple instances of a  
3 physical node are connected with a second level controller  
4

5 to create a multiprocessor system having multiple node  
controllers.

1

2 Claim 4. (Original) The multiprocessor computer system  
3 according to claim 1 wherein said node controller uses mode  
4 bits to determine which processors must receive any given  
transaction that is received by the node controller.

1

2 Claim 5. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein a second level  
4 controller is provided which uses mode bits to determine  
5 which nodes must receive any given transaction that is  
received by the second level controller.

1

2 Claim 6. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein logical partitions are  
4 provided and mapping of said logical partitions to allowable  
5 physical processors is provided by supervisor software or  
6 firmware of allowable physical processors to an application  
workload.

1

2 Claim 7. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein logical partitions are  
4 provided for the supervisor software or firmware which maps  
5 allowable physical processors to an application workload and  
6 a hypervisor assigns cache coherence regions which encompass  
7 subsets of said processors and caches in the system chosen  
8 for their physical proximity and defines a distinct cache  
coherency region for each of said logical partitions.

1

2 Claim 8. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein a single workload uses  
4 only a subset of the total processors in the computer system  
5 for a single workload at any specific point in time for an  
6 assigned partition and a distinct cache coherency for the

7 address space of the assigned partition as the supervisor  
8 software or firmware expands and contracts the number of  
9 processors which are being used to run any single workload  
in said assigned partition.

1  
2 Claim 9. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein a single workload uses  
4 only a subset of the total processors in the computer system  
5 for a single workload at any specific point in time, and  
6 multiple cache coherent regions are assigned for different  
7 partitions as more independent workloads coexist on said  
hardware.

1  
2 Claim 10. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein cache coherence regions  
4 encompass subsets of processors and caches in the computer  
5 system and a single workload uses only a subset of the total  
6 processors in the computer system for a single workload at  
7 any specific point in time for an assigned partition and a  
8 distinct cache coherency for the address space of the  
9 assigned partition as the supervisor software or firmware  
10 expands and contracts the number of processors which are  
11 being used to run any single workload in said assigned  
partition.

1  
2 Claim 11. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein software and/or firmware  
4 define which subset of processors in said multiprocessor  
5 must participate in a coherency transaction independent of  
6 which processing node is connected to physical DRAM storage  
being requested by said single originating processor.

1  
2 Claim 12. (Previously Amended) The multiprocessor computer  
3 system according to claim 11 wherein the movement of a  
4 process between nodes of said symmetric multiple processors

5 of said multiprocessor is effectuated without moving  
6 physical storage contents and without requiring subsequent  
7 broadcasting of the storage references originated by the  
8 process from said single originating processor's storage  
request to all of the caches in the multiprocessor.

1  
2 Claim 13. (Previously Amended) The multiprocessor computer  
3 system according to claim 1 wherein cache coherence mode  
4 bits are appended to a processor's storage transactions when  
5 transmitted to a connected processor of said multiprocessor  
computer system.

1  
2 Claim 14. (Original) The multiprocessor computer system  
3 according to claim 13 wherein said cache coherence mode bits  
4 are used in a decision determining whether the single  
5 originating processor's storage request must be transmitted  
to additional processors in the system.

1  
2 Claim 15. (Previously Amended) The multiprocessor computer  
3 system according to claim 14 wherein an increase in the  
4 effective utilization of the address bandwidth of the buses  
5 used to interconnect the processors of a multiprocessor  
6 system allows movement of workload among physical processors  
7 in a multiprocessor system at the same time as a reduction  
8 of the address bandwidth required to maintain cache  
coherency among all the processors is caused.

Claim 16. (Cancelled)

Claim 17. (New) A method of managing cache coherence of a  
computer system, comprising:

providing a plurality of logical partitions which are  
defined based upon computing environment requirements,  
defining a plurality of coherent cache regions,

mapping logical partitions to said coherent cache regions, and

determining coherency mode bits for each partitions and writing said coherency mode bits to a state of said partitions, and

associating said coherency mode bits with a partition be dispatched by hypervisor dispatch, and

changing coherency boundaries of one or more of said coherent cache regions directly with coherency mode bits for said coherent cache regions, and

wherein a control program for the dispatch of virtual processors for controlling the size and extent of a required coherency domain changes said coherency boundaries directly with said coherency mode bits.

Claim 18. (New) The method according to claim 17 wherein said coherency boundaries for one or more of said logical partions are changed after a need for a change occurs due to system or workload requirements.

Claim 19. (New) The method according to claim 17 wherein a partition has it matching changed when cache coherency regions are to be added by changing coherency mode bits for that partition to includ a larger region.

Claim 20. (New) The method according to claim 17 wherein if a coherency regsion does not include all nodes of an old regions, then said hypervisor dispatch is stopped, and caches of nodes are selectively purged and choerency mode bits for the partition are changed and then normal hypervisor dispatch is resumed.